• State Not Answered
  • Locked Locked
  • Replies 6 replies
  • Subscribers 354 subscribers
  • Views 5683 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to stop coresight sink on CPU exception

Sudipta

We are collecting trace in trace buffer (ETB) , looking for the way to stop the sink to collect or stopping the source on CPU exception.

How it can be configured for the same?

Regards,

Sudipta

Parents
  • 0

    The DAP shown here is configured with a combined Serial Wire and JTAG external interface, and APB internal debug access. The Debug APB connects using an APB-Interconnect to configure the CTI and access the processor. The CTI supports triggering of the processor from a designated resource, and enables connection to additional triggering resources if this example is integrated into a larger system.

Reply
  • 0

    The DAP shown here is configured with a combined Serial Wire and JTAG external interface, and APB internal debug access. The Debug APB connects using an APB-Interconnect to configure the CTI and access the processor. The CTI supports triggering of the processor from a designated resource, and enables connection to additional triggering resources if this example is integrated into a larger system.

Children
No data