• State Not Answered
  • Locked Locked
  • Replies 1 reply
  • Subscribers 349 subscribers
  • Views 2166 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to know L2 cache ECC single / multiple bit error separately ?

Anderson Chen

For Cortex A53, I can't find separate bit definition for L2 ECC single and multiple bit error in L2MERRSR....

1. bit 31 for L2MERRSR (L2MERRSR_EL1) is for L2 cache ECC multiple bit error, correct ?

2. Which register/bit can I know whether L2 cache ECC single bit error occurs ?

Thanks,

Anderson

Parents
  • 0

    L2 Cache uses SECDED (single error correction, double error detection), so there is a good chance, that a single bit error won't be counted.

    Edit: The manual says:

    "Error injection on the L2 data RAMs is enabled by setting the L2ACTLR.L2DEIEN bit. While
    this bit is set, double-bit errors are injected on all writes to the L2 cache data RAMs. "

    So,since one cannot test single bit errors, it is likely they are corrected w/o notice.

Reply
  • 0

    L2 Cache uses SECDED (single error correction, double error detection), so there is a good chance, that a single bit error won't be counted.

    Edit: The manual says:

    "Error injection on the L2 data RAMs is enabled by setting the L2ACTLR.L2DEIEN bit. While
    this bit is set, double-bit errors are injected on all writes to the L2 cache data RAMs. "

    So,since one cannot test single bit errors, it is likely they are corrected w/o notice.

Children
No data