Hello,
I am currently having a strange behavior when disabling the MPU and now I am wondering about one point there.
In the default memory map of the ARMv7 there are memory regions that use "Write-Through Cacheable" in case cache is enabled and default memory is used.
Now the Cortex-R7 that, does not support Write-Through:
My question is: What is the caching strategy for the Cortex-R7 for the memory regions that would in the default memory map be "Write-Through Cacheable".
Thanks and regards,
Peter
Thanks, that explains the behavior I see.