• State Not Answered
  • Locked Locked
  • Replies 2 replies
  • Subscribers 6 subscribers
  • Views 971 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Corstone 1000 Cortex M0+

Bharath Kumar

Hi,

I have small query on this

https://tf-m-user-guide.trustedfirmware.org/design_docs/booting/bl1.html  --> here document says that bl1 is split into bl1_1 and bl1_2

https://tf-m-user-guide.trustedfirmware.org/platform/arm/corstone1000/readme.html  -->  here the doc says there is only bl1.

So when i do git clone for TFM, there is bl1_1 and bl1_2 code, i am confused here, in the below link

https://corstone1000.docs.arm.com/en/latest/software-architecture.html  looking at the diagram under secure boot chain

there is only bl1 and bl2.

So is it ok to use bl1 alone? How many bootloaders are present in cortex MO+?

Is it mandatory to use bl1_1 and bl1_2 as it is? Since we are dealing with ROM do we face any issues if we do not split the bl1 to bl1_1 and bl1_2?

Kindly please help me on this understanding Thanks a lot.

Regards,

Bharath

Parents
  • 0 in reply to Bence Balogh

    Hi Bence,

    Thanks for the reply, One more small query

    So i am going through the firewall code for corstone 1000 cortex m0+, here i could see some regions they are accessing and enabling the memory access by doing some bit manipulations.

    Where can i get these complete understanding, and technical document ?

    i am referring to Arm® Corstone  SSE-700 Subsystem Technical Reference Manual document, but didnt get more details on specific regions, like what secure enclave is doing for particular region.

    Suppose for example in the code secure enclave will init mpl, i want to understand more and detail about mpl rights and more related to firewall.

    Thanks,

    Bharath

Reply
  • 0 in reply to Bence Balogh

    Hi Bence,

    Thanks for the reply, One more small query

    So i am going through the firewall code for corstone 1000 cortex m0+, here i could see some regions they are accessing and enabling the memory access by doing some bit manipulations.

    Where can i get these complete understanding, and technical document ?

    i am referring to Arm® Corstone  SSE-700 Subsystem Technical Reference Manual document, but didnt get more details on specific regions, like what secure enclave is doing for particular region.

    Suppose for example in the code secure enclave will init mpl, i want to understand more and detail about mpl rights and more related to firewall.

    Thanks,

    Bharath

Children
No data